FPGA-based high resolution DPWM control circuit

doi:10.21629/JSEE.2018.06.03

Journal of Systems Engineering and Electronics ›› 2018, Vol. 29 ›› Issue (6): 1136-1141.doi: 10.21629/JSEE.2018.06.03

• Electronics Technology • Previous Articles Next Articles

FPGA-based high resolution DPWM control circuit

Hu SONG^1,²(), Naiti JIANG²(), Shanshan HU¹(), Hongtao LI^1,*()

¹ School of Electronic and Optical Engineering, Nanjing University of Science and Technology, Nanjing 210094, China
² Nanjing Marine Radar Institute, Nanjing 210003, China

Received:2017-11-06 Online:2018-12-25 Published:2018-12-26
Contact: Hongtao LI E-mail:songh_ee@163.com;Jnt724@126.com;787095030@qq.com;liht@njust.edu.cn
About author:SONG Hu was born in 1980. He received his master degree in mechanical engineering from Nanjing University of Science and Technology in 2005. After that, he joined Nanjing Marine Radar Institute and worked as a system engineer. He is now a Ph.D. candidate in Nanjing University of Science and Technology. His research interests are radar system and high speed signal processing, with an emphasis on broadband array signal processing. E-mail: songh_ee@163.com|JIANG Naiti was born in 1984. He received his master degree in electronic engineering from Nanjing University of Information Engineering in 2010. He joined Nanjing Marine Radar Institute since 2010. He is now a Ph.D. student in Nanjing University of Information Science and Technology. His research interests are signal processing and data processing of marine radar system. E-mail:Jnt724@126.com|HU Shanshan was born in 1992. She received her master degree in electronic engineering from Nanjing University of Science and Technology in 2017. She joined Nanjing Metro company since 2017. She is a graduate student in Nanjing University of Science and Technology. Her research interest is radar signal processing. E-mail: 787095030@qq.com|LI Hongtao was born in 1979. He received his Ph.D. degree in electronic engineering from Nanjing University of Science and Technology in 2012. He is now an associate professor in School of Electronic and Optical Engineering, Nanjing University of Science and Technology. His research interests are array signal processing and FPGA high speed design. E-mail: liht@njust.edu.cn
Supported by:
the National Natural Science Foundation of China(61401204);the Fundamental Research Funds for the Central Universities(30916011319);the Technology Research and Development Program of Jiangsu Province(BY2015004-03);the Postdoctoral Science Foundation of Jiangsu Province(1501104C);This work was supported by the National Natural Science Foundation of China (61401204), the Fundamental Research Funds for the Central Universities (30916011319), the Technology Research and Development Program of Jiangsu Province (BY2015004-03), and the Postdoctoral Science Foundation of Jiangsu Province (1501104C)

Abstract

Abstract:

Two improved structures of high resolution digital pulse width modulator (DPWM) control circuit are proposed. Embedded digital clock manager (DCM) blocks and digital programmable delay circuits are employed as the basic resources to construct the field-programmable gate array (FPGA)-based DPWM implementations. Detailed schemes are illustrated and the circuits have been successfully implemented on the Artix-7 FPGA device developed by Xilinx. Experimental results show that when the basic clock operates at the frequency of 200 MHz, the resolutions of the two approaches can reach 625 ps and 500 ps, respectively. Besides, the presented schemes possess other merits including flexible resolution, strong versatility and relatively good stability.

Key words: digital clock manager (DCM), digital programmable delay circuit, digital pulse width modulator (DPWM)

Hu SONG, Naiti JIANG, Shanshan HU, Hongtao LI. FPGA-based high resolution DPWM control circuit[J]. Journal of Systems Engineering and Electronics, 2018, 29(6): 1136-1141.

Figures/Tables 10

Fig 1

Fig 2

Fig 3

Fig 4

Fig 5

Fig 6

Fig 7

Fig 8

Fig 9

Fig 10

References 20

1	LUCÍA O, BARRAGAN L A, BURDÍO J M, et al. A versatile power electronics test-bench architecture applied to domestic induction heating. IEEE Trans. on Industrial Electronics, 2011, 58 (3): 998- 1007. doi: 10.1109/TIE.2010.2048840
2	LUCÍA O, BURDÍO J M, BARRAGAN L A, et al. Seriesresonant multiinverter for multiple induction heaters. IEEE Trans. on Power Electronics, 2010, 25 (11): 2860- 2868. doi: 10.1109/TPEL.2010.2051041
3	WANG F, SHEN W, BOROYEVICH D, et al. Voltage source inverter. IEEE Industry Applications Magazine, 2009, 15 (2): 24- 33. doi: 10.1109/MIAS.2009.931826
4	SYED A, AHMED E, MAKSIMOVIC D, et al. Digital pulse width modulator architectures. Proc. of the 35th IEEE Annual Conference on Power Electronics, 2004: 4689-4695.
5	PRODIC A, MAKSIMOVIC D, ERICKSON R W. Design and implementation of a digital PWM controller for a highfrequency switching DC-DC power converter. Proc. of the 27th IEEE Annual Conference on Industrial Electronics, 2001: 893-898.
6	MAZUMDER S K, SARKAR T. Optically activated gate control for power electronics. IEEE Trans. on Power Electronics, 2011, 26 (10): 2863- 2886. doi: 10.1109/TPEL.2009.2034856
7	SARNAGO H, MEDIANO A, LUCÍA O. High efficiency ACAC power electronic converter applied to domestic induction heating. IEEE Trans. on Power Electronics, 2012, 27 (8): 367.
8	ORMAETXEA E, ANDREU J, KORTABARRIA I, et al. Matrix converter protection and computational capabilities based on a system on chip design with an FPGA. IEEE Trans. on Power Electronics, 2011, 26 (1): 272- 287. doi: 10.1109/TPEL.2010.2062539
9	PONGIANNAN R K, PARAMASIVAM S, YADAIAH N. Dynamically reconfigurable PWM controller for three phase voltage source inverters. IEEE Trans. on Power Electronics, 2011, 26 (6): 1790- 1899. doi: 10.1109/TPEL.2010.2066577
10	JENG L F, CHIN H J, HUAN C P, et al. FPGA-based intelligent-complementary sliding-mode control for PMLSM servo-drive system. IEEE Trans. on Power Electronics, 2010, 25 (10): 2573- 2587.
11	LUCÍA O, URRIZA I, BARRAGAN L A, et al. Real-time FPGA-based hardware-in-the-loop simulation test bench applied to multiple output power converters. IEEE Trans. on Industry applications, 2011, 47 (2): 853- 860. doi: 10.1109/TIA.2010.2102997
12	COUGO B, MEYNARD T, GATEAU G. Parallel three-phase inverters: optimal PWM method for flux reduction in intercell transformers. IEEE Trans. on Power Electronics, 2011, 26 (8): 2184- 2191. doi: 10.1109/TPEL.2011.2105509
13	NAVARRO D, LUCÍA O, BARRAGAN L A, et al. Synchronous FPGA-based high-resolution implementations of digital pulse-width modulators. IEEE Trans. on Power Electronics, 2012, 27 (5): 2515- 2525. doi: 10.1109/TPEL.2011.2173702
14	DE C A, TODOROVICH E. DPWM based on FPGA clock phase shifting with time resolution under 100 ps. Proc. of the IEEE Annual Power Electronics Specialists Conference, 2008: 3054-3059.
15	DE C A, TODOROVICH E. High resolution FPGA DPWM based on variable clock phase shifting. IEEE Trans. on Power Electronics, 2010, 25 (5): 1115- 1119. doi: 10.1109/TPEL.2009.2037818
16	BATARSEH M G, HOOR W A, HUANG L, et al. Windowmasked segmented digital clock manager-FPGA-based digital pulse-width modulator technique. IEEE Trans. on Power Electronics, 2009, 24 (11): 2649- 2660. doi: 10.1109/TPEL.2009.2033066
17	SCHARRER M, HALTON M, SCANLAN T. FPGA-based digital pulse width modulator with optimized linearity. Proc. of the IEEE Applied Power Electronics Conference & Exposition, 2009: 1220-1225.
18	PETERCHEV A V, SANDERS S R. Quantization resolution and limit cycle in digitally controlled PWM converters. IEEE Trans. on Power Electronics, 2003, 18 (1): 301- 308.
19	SABARINATH V, SIVANANDAM K. Design and implementation of FPGA based high resolution digital pulse width modulator. Proc. of the IEEE International Conference on Communications and Signal Processing, 2013: 410-414.
20	LI H T, ZHU X H, CHEN G. Design and application of Verilog HDL and FPGA. Beijing: National Defense Industry Press, 2013.

FPGA-based high resolution DPWM control circuit

RichHTML

PDF (PC)

Knowledge

Abstract

Cite this article

Share this article

Figures/Tables 10

References 20

Related Articles 0

Recommended Articles

Metrics

Comments