1 |
YUNC B, YIJ H, BAHNGE Y. Joint damage assessment of framed structures using a neural networks technique. Engineering Structures, 2001, 23 (5): 425- 435.
doi: 10.1016/S0141-0296(00)00067-5
|
2 |
BAKHARY N, HAO H, DEEKSA J. Damage detection using artificial neural network with consideration of uncertainties. Engineering Structures, 2007, 29 (11): 2806- 2815.
doi: 10.1016/j.engstruct.2007.01.013
|
3 |
CHEN Y K, FENG Z G, ZHANG S, et al. Research on reconfigurable triple-module redundancy space on-board computer. Computer Measurement & Control, 2017, 25(2): 201-203. (in Chinese)
|
4 |
HẢSTAD J, GOLDMANN M. On the power of small-depth threshold circuits. Computational Complexity, 1991, 1 (2): 113- 129.
doi: 10.1007/BF01272517
|
5 |
HE R X, CHEN N J. Fault tolerance of reconfigurable computing system. Journal of Mianyang Teachers'College, 2017, 36(5): 90-97. (in Chinese)
|
6 |
BENGIO Y, LECUN Y. Scaling learning algorithms towards AI. Large-Scale Kernel Machines, 2007, 34 (5): 1- 41.
|
7 |
HAN J, LEUNG E, LIU L B, et al. A fault-tolerant technique using quadded logic and quadded transistors. IEEE Trans. on Very Large Scale Integration Systems, 2015, 23(8): 1562-1566.
|
8 |
ROHANIPOOR M R, GHAVAMI B, RAJI M. Design of fault tolerant digital integrated circuits based on quadded transistor logic. Proc. of the 8th International Conference on Information and Knowledge Technology, 2016: 188-192.
|
9 |
ZHANG J B, CAI J Y, MENG Y F. A design technology of fault tolerance circuit system facing complex electromagnetic environments. Journal of Xi'an Jiaotong University, 2017, 51(2): 53-59. (in Chinese)
|
10 |
SOLOVIEV A, STEMPKOVSKY A, KALEEV D, et al. Methods of increasing the fault-tolerance of control unit by introducing hardware redundancy. Proc. of the IEEE Internet Technologies and Applications, 2015: 37-40.
|
11 |
SHOKER A. Exploiting universal redundancy. Proc. of the 15th IEEE International Symposium on Network Computing and Applications, 2016: 199-203.
|
12 |
SALAKHUTDINOV R, HINTON G. Semantic hashing. International Journal of Approximate Reasoning, 2009, 50 (7): 969- 978.
doi: 10.1016/j.ijar.2008.11.006
|
13 |
SHEIKH A T, EL-MALEH A H, ELRABAA M E S, et al. A fault tolerance technique for combinational circuits based on selective-transistor redundancy. IEEE Trans. on Very Large Scale Integration Systems, 2017, 25(1): 224-237.
|
14 |
BENGIO Y. Learning deep architectures for AI. Foundations & Trends in Machine Learning, 2009, 2 (1): 1- 127.
|
15 |
HINTONG E, SALAKHUTDINOVR R. Reducing the dimensionality of data with neural networks. Science, 2006, 313 (5786): 504- 507.
doi: 10.1126/science.1127647
|
16 |
VON NEUMANN J. Probabilistic logics and the synthesis of reliable organisms from unreliable components. Princeton: Princeton University Press, 1956.
|
17 |
VINCENT P, LAROCHELLE H, LAJOIE I, et al. Stacked denoising autoencoders: learning useful representations in a deep network with a local denoising criterion. Journal of Machine Learning Research, 2010, 11 (12): 3371- 3408.
|
18 |
FRISWELL M, MOTTERSHEADJ E. Finite element model updating in structural dynamics. Dordrecht: Kluwer Academic Publishers, 2013.
|
19 |
LI J, LAWS S, DING Y. Substructure damage identification based on response reconstruction in frequency domain and model updating. Engineering Structures, 2012, 41 (3): 270- 284.
doi: 10.1016/j.engstruct.2012.03.035
|
20 |
LI J, HAO H, LO J V. Structural damage identification with power spectral density transmissibility: numerical and experimental studies. Smart Structures & Systems, 2015, 15 (1): 15- 40.
doi: 10.12989/sss.2015.15.1.015
|
21 |
HINTONG E, OSINDERO S, TEHY W. A fast learning algorithm for deep belief nets. Neural Computing, 2006, 18 (7): 1527- 1554.
doi: 10.1162/neco.2006.18.7.1527
|